


# PHYSIQUE DES COMPOSANTS SEMI-CONDUCTEURS

## X) FET et MOSFET: partie 1

P.A. Besse  
EPFL

A. Grove, B. Deal et Ed. Snow, Fairchild, 1966



“A Company of Legend: The Legacy of Fairchild Semiconductor » David A. Laws, Computer History Museum

# Historique du MOSFET

- **1926 – Concept du FET**

J. Lilienfeld (US patent)

...

...

- **1960 – Premier MOS**

D. Kahng (US patent)

- **1963 - Invention du CMOS**

F.M. Wanlass et C.T. Sah

- **1964 – Premier MOS IC commercial**

General Microelectronics


- **1971 – Premier microprocesseur**

Intel i4004: 2300 transistors


- **2007 – Intel Itanium 2**

> 1 milliard de transistors



Fairchild FI 100  
PMOS transistor



First commercial  
MOS IC,  
with 120 PMOS




Intel i4004  
with 2300 MOS





## FinFET by Intel




13 metal layers


[http://download.intel.com/newsroom/kits/14nm/pdfs/Intel\\_14nm\\_New\\_uArch.pdf](http://download.intel.com/newsroom/kits/14nm/pdfs/Intel_14nm_New_uArch.pdf)

<http://www.chipworks.com/en/technical-competitive-analysis/resources/blog/intels-14-nm-parts-are-finally-here/>


M. Bohr «Intel's Revolutionary 22 nm Transistor Technology», INTEL May 2011

# 10.1: Principe du Field Effect Transistor (FET)






Canal de Corinthe




# Exemple 1: le NMOS

Attirer des électrons dans le canal




Bande de conduction



Sans tension de gate


Le canal n'existe pas



Avec tension de gate


Le canal est créé

# Exemple 2: le JFET à canal n




# Le JFET à canal n: un « depletion » FET

Bande de conduction




Sans tension de gate

Le canal existe




Avec tension de gate

Le canal disparaît




Bande de conduction



Sans tension de gate


Le canal existe




Avec tension de gate

Le canal disparaît

# High Electron Mobility Transistors (HEMT)




*Semiconductor Devices, 2/E by S. M. Sze*



*Semiconductor Devices, 2/E by S. M. Sze*

# Courbes de sortie des FET idéaux (canal n)



NMOS

N-JFET

$$V_G \gg 0$$

$$V_G = 0$$

$$V_G > 0$$

$$V_G < 0$$

$$V_G = 0$$


$$V_G \ll 0$$

$$V_{T0} > 0$$


$$V_{T0} < 0$$

# Tension de threshold et courbe $I_{D,sat}(V_G)$

**NMOS**  
«enhancement»




**JFET à canal N**  
«depletion»





# 10.2: Structure MOSFET

NMOS: MOSFET à canal n





PMOS: MOSFET à canal p









**“Metal”**

Al, Au,  
(electromigration)

Poly-Si, Silicide

**Oxide**

SiO<sub>2</sub>, High k (HfSiON)

$$d_{ox} \cong 10 \text{ nm}$$


$$C_{ox} = \epsilon_r \epsilon_0 \frac{A}{d_{ox}}$$

$$\epsilon_r \cong 4 \quad (\text{SiO}_2)$$



**Semiconductor**

Silicon

$$N \approx 10^{16} \text{ cm}^{-3} \rightarrow 10^{18} \text{ cm}^{-3}$$




# 10.3: Fonctionnement « sub-threshold »




→ Structure npn

Flat-band




Inversion faible




# Fonctionnement « sub-threshold »: inversion faible

- Comportement similaire à un transistor bipolaire npn
- Pas de champ électrique → courant de diffusion



Neamen, « an introduction to semiconductor devices »



$V_G =$   
0.8 [V]  
0.6 [V]  
0.4 [V]

$$\frac{V_G - V_{M0}}{n} \cong (\psi_s - 2\psi_B) - \frac{Q_n}{nC_{ox}}$$




$$I_{D,sat} \approx I_{sub,0} \cdot e^{\frac{(V_G - V_{M0})}{n} \cdot \frac{1}{U_T}}$$




$$\frac{g_{m,sat}}{I_{D,sat}} \equiv \frac{1}{I_{D,sat}} \cdot \frac{\partial I_{D,sat}}{\partial V_G} \approx \frac{1}{n \cdot U_T}$$

# Opération « sub-threshold »: exemple en mode actif ( $V_D > V_{D,sat}$ )

Sub-threshold



Sub-threshold




$C_{ox} = 3 \text{ fF}/\mu\text{m}^2$   
 $W/L = 10$   
 $T = 300 \text{ K}$

$\mu_n = 1000 \text{ cm}^2/\text{V}\cdot\text{s}$   
 $n = 4/3$

$$S = n \cdot U_T \cdot \ln(10)$$

$300\text{K} \rightarrow S = n \cdot 60 \text{ mV/dec.}$



Transconductance  
définition


$$g_{m,sat} \equiv \frac{\partial I_{D,sat}}{\partial V_G}$$

$C_{ox} = 3 \text{ fF}/\mu\text{m}^2$   
 $W/L = 10$   
 $T = 300 \text{ K}$

$\mu_n = 1000 \text{ cm}^2/\text{V}\cdot\text{s}$   
 $n = 4/3$


# 10.4: NMOS en inversion forte, régime linéaire

Bande de conduction:



$$|Q_n| = C_{ox} (V_G - V_{M0})$$

# Influence de $V_S$




Threshold:


$$V_G - V_{M0} \cong n \cdot (\psi_s - 2\psi_B) \Rightarrow V_M - V_{M0} \cong n \cdot V_S$$

Inversion:  $V_G > V_M$


$$Q_n = -C_{ox} (V_G - V_{M0} - nV_S)$$




# NMOS en inversion forte, régime ohmique



Bande de conduction:




Vue latérale:




Les charges dans le canal diminuent lorsqu'on s'approche du drain


# Régime FET ohmique: courbes caractéristiques




Bande de conduction:




Vue latérale:




# Régime de saturation




# Pincement du canal NMOS





# Pincement du canal





# Exercice: calcul simplifié du courant en inversion forte





$$|Q_n| = C_{ox} (V_G - V_{M0} - nV_C)$$

$$\frac{I_D}{Z} = Q_n \cdot v = \dots$$

Développez l'expression du courant en considérant la charge et la vitesse moyenne au milieu du canal



**A) Régime ohmique**




$$|Q_n| = C_{ox} (V_G - V_{M0} - nV_C)$$


$$\frac{I_D}{Z} = \left( \frac{Q_{n,S} + Q_{n,D}}{2} \right) \cdot (\mu_n |\vec{E}|) = C_{ox} \left( V_G - V_{M0} - n \frac{V_D + V_S}{2} \right) \cdot \left( \mu_n \frac{V_D - V_S}{L} \right)$$



**B) Régime de saturation**



$$V_{Dsat} = \frac{V_G - V_{M0}}{n}$$




$$|Q_n| = C_{ox} (V_G - V_{M0} - nV_C)$$


$$\frac{I_D}{Z} = \left( \frac{Q_{n,S} + Q_{n,D}^0}{2} \right) \cdot \left( \mu_n |\vec{E}| \right) = \frac{C_{ox} (V_G - V_{M0} - nV_S)}{2} \cdot \left( \mu_n \frac{V_{D,sat} - V_S}{L} \right)$$



**B) Régime de saturation**



$$V_{Dsat} = \frac{V_G - V_{M0}}{n}$$





$$|Q_n| = C_{ox} (V_G - V_{M0} - nV_S)$$

$$I_D = Z \left( \frac{Q_{n,S} + Q_{n,D}}{2} \right) \cdot (\mu_n |\vec{E}|) = \frac{1}{2 \cdot n} \cdot \frac{Z}{L} \cdot \mu_n C_{ox} \cdot (V_G - V_{M0} - nV_S)^2$$

# Inversion forte en saturation

$(V_D > V_{D,sat})$




$C_{ox} = 3\text{fF}/\mu\text{m}^2$   
 $W/L = 10$   
 $T = 300\text{ K}$

$\mu_n = 1000\text{cm}^2/\text{V}\cdot\text{s}$   
 $n = 4/3$

# Transconductance en saturation:

$$g_m/I_D$$





Transconductance  
définition


$$g_{m,sat} \equiv \frac{\partial I_{D,sat}}{\partial V_G}$$

$C_{ox} = 3\text{fF}/\mu\text{m}^2$   
 $W/L = 10$   
 $T = 300\text{ K}$


$\mu_n = 1000\text{cm}^2/\text{V.s}$   
 $n = 4/3$







# Modulation de la longueur du canal




Le canal se rétrécit  
lentement avec l'augmentation  
de la tension de drain  $V_D$ .

→ Le courant de drain  
augmente légèrement

$$I_{D,sat} \approx \frac{1}{L_{eff}} = \frac{1}{L_0} \cdot \left( 1 + \frac{V_{DS}}{|V_A|} \right)$$

# Courbes de sortie en mode FET avec modulation de la longueur du canal

$$\frac{g_{m,sat}}{I_{D,sat}} \equiv \frac{1}{I_{D,sat}} \frac{\partial I_{D,sat}}{\partial V_G} \cong \frac{2}{(V_G - V_{M0} - nV_S)}$$



$$|Q_{n,D}| = C_{ox} (V_G - V_{M0} - nV_{D,sat}) = 0 \quad \Rightarrow \quad V_{DS,sat} \cong (V_G - V_{M0} - nV_S) / n$$


# 10.5: circuit petit signaux : Conductances en mode actif

Transconductance:


$$g_{m,sat} \equiv \frac{\partial I_{D,sat}}{\partial V_G}$$



Conductance de sortie:

$$g_{DS} \equiv \frac{\delta I_D}{\delta V_D} \approx \frac{|I_{D,sat}|}{|V_A|}$$




# Circuit petits signaux simplifié






**Entrée sur la capacité de gate  
 →  $R_{in}$  infinie pour  $\omega=0$ .**

NMOS



**Avalanche breakdown**





Threshold:

$$V_{T0} \equiv V_{fb} + (2n - 1) \cdot 2\psi_B + nU_T \ln\left(\frac{2n}{n-1}\right)$$

Normalisation:

$$q_n \equiv \frac{-Q_n}{2nC_{ox}U_T}$$

$$i_D \equiv \frac{-I_D}{2n \cdot \mu C_{ox} \cdot \frac{Z}{L} \cdot U_T^2}$$

Charges:

$$\ln(q_{n,S}) + 2q_{n,S} \cong \frac{V_G - V_{T0}}{nU_T} - \frac{V_S}{U_T}$$

$$\ln(q_{n,D}) + 2q_{n,D} \cong \frac{V_G - V_{T0}}{nU_T} - \frac{V_D}{U_T}$$

Courant:

$$i_D = (i_F - i_R)$$

$$i_F \equiv (q_{n,S}^2 + q_{n,S}) \cong \left[ \ln\left(1 + e^{\frac{V_G - V_{T0} - nV_S}{2nU_T}}\right) \right]^2$$


$$i_R \equiv (q_{n,D}^2 + q_{n,D}) \cong \left[ \ln\left(1 + e^{\frac{V_G - V_{T0} - nV_D}{2nU_T}}\right) \right]^2$$



Transconductance:

$$\frac{g_m}{I_D} = \frac{1}{nU_T} \cdot \frac{1}{\sqrt{\frac{1}{4} + i_F} + \sqrt{\frac{1}{4} + i_R}}$$

**Sub-threshold**

**Strong inversion**






$C_{ox} = 3 \text{ fF}/\mu\text{m}^2$   
 $W/L = 10$   
 $T = 300 \text{ K}$

$\mu_n = 1000 \text{ cm}^2/\text{V}\cdot\text{s}$   
 $n = 4/3$


Le drain et le gate sont à des tensions inférieures au bulk

La source est à la tension de bulk



Le bulk est à la tension maximale

# Comparaison NMOS et PMOS: «Complémentarité»



## Exercice E10.2: VLSI et dissipation d'énergie



Considérons un chip avec une “Very Large Scale Integration” (VLSI) travaillant à température ambiante. Il contient  $10^9$  NMOS, tous “fermés” donc avec une tension de gate  $V_G=0$ . Le courant “subthreshold” est exprimé par:

$$I_{D,sub} \cong I_{0,sub} \cdot e^{q(V_G - V_T)/nkT} \quad \text{avec} \quad n = 1.33$$

- A) Le courant à  $V_G=0$  V pour une tension de threshold  $V_T=0.5$  V est de 4 pA par transistor. Quelle est la consommation en courant de tout le chip lorsque les transistors sont tous fermés ?
- B) Nous diminuons la tension de threshold à  $V_T=0.25$ V. Quelle est maintenant la consommation en courant de tout le chip lorsque les transistors sont tous fermés ?

Commentaire: Cet exercice vise à montrer que le courant “subthreshold” pose une limite inférieure pour la tension de voltage, ceci afin d’assurer une bonne “fermeture” des transistors. Dans un micro-processeur, il y a en effet beaucoup plus de transistors au repos que de transistors “ouverts”.



Répondez à la question de réflexion

	<p>Quelles sont les contraintes sur l'oxyde d'une structure MOS ?</p> <p>Discutez le cas d'une structure MOS sur substrat p en inversion forte (transistor) et celui de la même structure en déplétion profonde (CCD).</p>
--	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Exemple:            on applique 5V sur le gate. Dans lequel des deux cas (inversion forte ou déplétion profonde) le champ électrique dans l'oxyde est-il le plus important ? (risque de claquage!).



### E10.4: MOSFET avec grille et drain court-circuités

- a) Lorsque la tension de drain et celle de gate sont court-circuitées ( $V_G=V_D$ ), comparez la tension de drain  $V_D$  avec la tension de saturation  $V_{D,sat}$ . (nous supposons une tension de threshold  $V_{M0}$  positive pour le NMOS, et la source et substrat connectés à la masse)
- b) Que peut-on en déduire sur le régime de fonctionnement du NMOS ?
- c) Déterminez la relation courant-tension de ce transistor NMOS avec la grille et le drain court-circuités.
- d) Comment peut-on à partir de la mesure de cette caractéristique déterminer la tension de seuil ?